Sustainable Energy Technologies and Assessments 52 (2022) 102058

Contents lists available at ScienceDirect

Sustainable Energy Technologies and Assessments

journal homepage: www.elsevier.com/locate/seta



VLSI implementation using fully connected neural networks for energy consumption over neurons

Abolfazl Mehbodniya [a,*], Ravi Kumar [b], Pradeep Bedi [c], Sachi Nandan Mohanty [d], Rohit Tripathi [e], A. Geetha [f]

[a] Department of Electronics and Communications Engineering, Kuwait College of Science and Technology (KCST), Doha Area, 7th Ring Road, Kuwait
[b] Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, Guna, Madhya Pradesh, India
[c] Department of ECE, Saveetha School of Engineering, SIMATS, Thadalam, Chennai - 602105, Tamil Nadu, India
[d] Department of Computer Science & Engineering, Vardhaman College of Engineering (Autonomous), Hyderabad, India
[e] B.Tech Department of ECE Indian Institute of Space Science and Technology, Thiruvananthapuram 695547, Kerala, India
[f] Department of Electrical and Electronics, Engineering, SRM Institute of Science and Technology, Kattankulathur, Tamil Nadu 603203, India

ARTICLE INFO

Keywords:
Neural Network
Deep learning
Energy consumption
VLSI

ABSTRACT

Increasingly, the capacity of artificial neural networks to identify and express top-level concepts in sets of data has become quite significant. Deep learning models like fully connected layer machine learning have demonstrated outstanding results in range of identification and verification applications. It's technology deployments suffered as from complexity and huge silicone areas with energy consumption. Memory accesses, the bulk from which happens in fully connected systems, comprise the energy usage of machine learning. It has many of the depths of neural network. Throughout this work, researchers suggest densely connected networks by demonstrating that there is indeed a drop in the number of links inside fully connected systems of up to 90% enhancing the quality of three popular sets of data. To decrease the memory needs have suggested low-connected grid networks, researchers present perhaps an effective hardware implementation based on the linear response registers. In comparison to the traditional design of fully connected layer neural network models, the suggested design could save up to 90 percent of storage. Findings of execution further reveal that artificial neurons of suggested weak network connections have a power consumption decrease up to 84 percent compared to one single atom of fully connected layer machine learning.

Introduction

In extraction and representation of elevated abstraction, deep neural networks (DNNs) have demonstrated outstanding performance in complicated data [1]. To tackle complex operations, including image processing and classification [2], DNNs use several levels of linked neurons and variables. And while they have proved to be efficient, they have significant storage and power usage in various embedded applications. Recent research finds have thus being made to construct DNNs better efficiently [3]. The simultaneous character of DNNs has resulted in the usage of GPUs in the achievement of objectives of neural nets in recent years [4]. Its significant delay and waste of energy, though, has the order to have efficiency toward integral proposed method software circuitry [5]. For example, [6] showed that custom hardware-implemented DNNs may speed up categorization by 190 and 14 £, and save 25,000 lb of power due to CPUs (Intel i7-5931 k) and GPUs (GEForcE TITAN-X) correspondingly and conserving 3,450 lb. In DNNs, revolutionary levels are being used to identify abstraction and application domains to a high degree.

In these levels, the neuron connection shows a series influenced by mammal early visual structure. It has been demonstrated that a convergence procedure may represent the calculation in the optical brain quantitatively. Each neuron is thus only linked to a couple of layers depending on a sequence and all transistors have connection weights. A significant portion of permutations of the multilayered system neural network is seen in Fig. 1. Several vectors matrices, following by non-linear operations, are performed through each level inside the primary computing unit. In [7–8] it was demonstrated that memory

* Corresponding author.
E-mail addresses: a.niya@kcst.edu.kw (A. Mehbodniya), ravi.kumar6@gmail.com (R. Kumar), sachinandan09@gmail.com (S. Nandan Mohanty), geethaa2@srmist.edu.in (A. Geetha).

https://doi.org/10.1016/j.seta.2022.102058
Received 17 August 2021; Received in revised form 8 January 2022; Accepted 28 January 2022
Available online 16 February 2022



Fig. 1. A 2 different links connected using neural network.

access dominates the power/energy usage of DNNs. Completely layers, which have been broadly employed in Recurrent Neural Network (RNNs) and thus are used alone or as a component of Convolutionary machine learning in various state-of-the-art neural network designs, include all parameters of DNN. For example, VGGNet's initial fully connected level, includes 100 M of a maximum of 140 M in mass. These huge memory needs lead to huge energy usage is fully linked circuits.

A tailoring technology was created initially to address the above-described problem to decrease the memory required in Smartphone devices with Structure and process. It does utilize, but, an extra training step and still needs to be saved into a database to detect the cut links. Most recently, several comprehensive research on DNN values binarisation and ternarisation [11–13]. Because these techniques lower the load and hence storage area, there are no differences in the structure of masses.

In [14], an innovative neural communication link called Stochastic Net being investigated with reduced CPUs and also was influenced by the cerebral synaptic interconnected neurons. For both densely integrated and Convolutional levels of DNNs, Stochastic Net is generated by the randomized removal of up to 61 percent links, accelerating the categorization job. In [15, a technique for regularizing the Convolutionary layer structures of the DNNs called Structured Sparsity Learning (SSL). To accelerate cooler calculations both at CPU and GPU platforms economically, SSL may develop a sparse architecture of DNN.

Researchers suggest under this study that we remove part of links is completely linked networks by periodically deleting them. The context of the development memory blocks creates the randomized connection filters that are often used to deactivate connections in the Decentralized approach. Experience on three commonly utilized data indicates that the power net quality may be improved when approximately 90% of links are deleted. To achieve a decent classification error than that of the best validation binarized network, researchers also employ a suggested method as in binarizing method. Ultimately, a sparse linked Classifier associated With beneficial equipment design is presented, saving up to 90 percent storage and exceeding 90 percent power about conventional designs.

Materials and methods

Deep neural network

Lots of layers of neuronal across the hidden layer and output layer are being used to create DNNs. Typically they are organized in layers. They're utilized for complex stuff such as identification or categorization in several contemporary picture and voice applications. DNNs are taught through with an initial stage, which is termed the study process. The Convolutionary neural nets (CNN), as well as the RNNs, were 2 subclasses of DNNs that are frequently utilized for classification and prevention. The recycling of parameters in convolution layers makes them well-designed and efficient with bespoke operating systems [16–17]. But on the other side, fully connected layer levels, commonly utilized in RNNs, such as long-term memory and CNNs, need the storage of a great many variables in stores.

In combination with the Stochastic Gradient Descent (SGD) optimization technique, DNNs were mainly trained via the back-propagation algorithm [18]. In almost all of the values in all of the levels, the approach calculates the value function C gradients. The freely movable cost described in [19] is a frequent option again for objective functions. The mistakes that have been acquired will then be spread backward across levels to adjust the weights to reduce costs. The first step is to split data into known as micro rather than use a whole dataset to change variables, and variables are changed with every mini-batch to speed up develop these skills completion. A training accuracy ¨ controls the weights changing pace. Cross-validation is utilized to regularize every mini-data load [20]: it accelerates the workout by enabling a larger β to be employed.

Hardware installation in DNNs

In systems including such machine learning and voice recognition, DNN's has demonstrated impressive experience: Because the number of nodes does have a linear connection to a capacity of a DNN to perform tasks, high-performing DNN's in technology are still quite complicated. Two concepts consisting of Convolutionary layers succeeded by fully connected layers which are commonly utilized in classification methods include AlexNet and VGGNet's. It needs large storage levels to hold various factors despite their extremely excellent rating performance. All variables are in levels that are completely linked. The overall energy of DNNs has been demonstrated to be driven by virtual memory requirements. Consequently, most power in a DNN is dispersed among fully linked DNN levels. Only extremely tiny DNNs could be accommodated to on-chip RAMs at ASIC/FPGAs thanks to high memory needs.

excess studies have attempted to minimize DNN's computing complexity. In [21], 1-bit computations are done over the entire



Fig. 2. Displays (a) creation of 3-bit LFSR masking weight Matrix with p = 0.57. (b) a layer that is linked. (c) displays a level that is sparingly linked depending upon M.

structure using the stochastic computing NN [22]. The integrated probabilistic programming was utilized in [23] to minimize latencies, proving how probabilistic computers may be using power just under binary code radix systems. These efforts, unfortunately, cannot minimize the demand for DNN RAM.

The framework is proposed for trimming, compressing, and load exchange along with increasing numbers and compressing of connection weights. Further, the indices of a cut joint along with the compression matrix must nonetheless be retained. The amount of indices has been demonstrated to virtually equal the number of non-null weighted components, therefore boosting the sample size of memories required. To get translated and downconverted weights, the decoding and compressing methods need inverted calculations and impose a higher computational burden compared to traditional designs to execute technology. Several cutting approaches in the research like as [24] try, by inducing structural separability in DNNs, to decrease the memory required to retain the cut places. But up to 32 percent in the CIFAR-10 data results throughout the progressively open in misinterpretation.

Sporadically linked NN.

With just a fully - connected NN layer, front calculations will be made as follows: N intake and M processing elements

$$x = act(Wy + b)$$

Where, W,b, x and y denotes weight, bias, input and output respectively.

act() represents the non-linear bias vector.

Let's start with the element-wise amplification of the sparse weight Mz.

$$\mathrm{Mz} = \mathrm{M} \cdot \mathrm{W}(2)$$

Mz and W are more scarce than M. It's worth that M has the same dimensions as the weight matrix W. The forward processing of a sparsely-connected network similar to a fully-connected network (1).

$$x = act\left(W_{zy} + \mathrm{b}\right)$$

We propose using LFSRs to build each column of W, similar as binary flow is formed in probabilistic computing. An xb-bit LFSR serially creates 2 xb-1 numbers Ti ∈ (0, 1), i∈ {1, 2, … 2 xb − 1}. Comparing Ti to a constant value of u yields a random binary stream with an expected value of u [0 1].

The number is called stochastic generating numbers (SNG). The binary bit streaming component Xi [0, 1] is 1, if Si [compared to p] but 0 if not. Fig. 2 illustrates the development, through digital streaming produced from the LFSR component, of a tiny, loosely connected network. Fig. 2(a) illustrates an LFSR component 3-bit of 7 decision variables via an anticipated p = 0.6 digital streaming. To construct M are needed a maximum of m log 2 (n)-bit LFSRs and various seed numbers. By setting a variable p, the level of heterogeneity of M and hence of the weakly connected network can be changed. The network-based upon W, as well as the week-connected network variant built on Ws, are shown in Fig. 2 (b) and Fig. 2(c). Technique 1 outlines the weakly established

Table 1
On MNIST, the rate of misclassification varies depending on the network size.

Levels	Type	Configuration Network	Mis-classification Rate in %	No. of Parameters
1	Connected	783-513-513-13	1.20	670,376
	Weekly-Connected 50%		1.21	335,705
2	Connected		1.38	269,591
	Weekly-Connected 60%		1.22	268,772
	Weekly-Connected 70%		1.34	201,838
3	Connected		1.44	136,591
	Weekly -Connected 80%		1.31	134,903
4	Connected		1.79	67,298
	Weekly-Connected 90%		1.79	67,969
5	Connected		4.77	9716
	Weekly-Connected 90%		3.22	8970

communication machine learning algorithm. This method is already nearly identical to where densely integrated networks might use, except it acknowledges that there is a filter on every networking stratum that prevents some connection. A forward spread (section 1–5) follows (3), whereas variables in reverse calculations (line 6–16) are calculated for Ws. It is worth noting that many CNNs also have fully linked levels, and for these multilayer CNNs, the suggested communication tool could still be employed.

Algorithm 1: Training for a fully connected network

Data required: Fully connected with parameters M, a, and W for layer, u is an input, targets q and learning rate Ƞ.
Output: M and a
i. **Forward Processing**
for layer i range from 1 to N do
$M_t \leftarrow M_i . W_i$
Calculate result o_i based on (3) and its previous layer o_{i-1} , M_t , b_i
ii. **Backward Processing**
Instantiate result layer activation $\frac{\partial Q}{\partial oN}$
for layer j range from 2 to N-1 do
Calculate $\frac{\partial Q}{\partial o_j}$
end
for layer j range from 1 to N-1 do
Calculate $\frac{\partial Q}{\partial M_t}$ knows $\frac{\partial Q}{\partial o_j}$ and o_{j-1}
Calculate $\frac{\partial Q}{\partial a_j}$
Update $M_j : M_j \leftarrow M_j$ -Ƞ $\frac{\partial Q}{\partial M_t}$
Update $a_j : a_j \leftarrow a_j$ -Ƞ $\frac{\partial Q}{\partial a_j}$
end

Results and discussions

Inside the 3 data information MNIST, CIFAR10, and SVHN in Python researchers had evaluated the efficacy of the proposed weakly network link and its classification model.

MNIST data innovative

The MNIST database has 70,000 28 pictures in 28 categories in 12 different classes (60000 for training and 11,000 for testing). For assessment, a deeply interconnected communication system is utilized and the functional form is the hinges damage. Supervised learning consists of two independent components. The very first five hundred thousand pictures are utilized for both the test data as well as the rest for both the validating and training set. The SGD-free, 100,600-period response scale, as well as the normalizing technique, are all training designs.

Table 2
MNIST – Misclassification on 783-1023-1023-1023-13 NN

Method	Miscellaneous Rate in %		Levels
	Without Value Enhancement	With Value Enhancement	
SPFP	1.36	0.68	2,916,203
Weakly-Connected 50% + SPFP	1.19	0.65	1,459,644
Weakly-Connected 90% + SPFP	1.36	0.67	294,397
Binary Connection	1.25	0.78	2,916,203
Ternary Connection	1.17	0.75	2,916,203
Weakly-Connected 50% + Binary Connection	1.01	0.77	1,459,644
Weakly-Connection 60% + Binary Connection	1.05	0.83	1,168,332
Weakly-Connection 70% + Binary Connection	1.18	0.87	877,020
Weakly-Connection 80% + Binary Connection	1.35	1.08	585,709
Weakly-Connection 90% + Binary Connection	1.36	1.39	294,397
Weakly-Connection 50% + Ternary Connection	0.97	0.64	1,459,644
Weakly-Connection 60% + Ternary Connection	1.07	0.65	1,168,332
Weakly-Connection 70% + Ternary Connection	1.03	0.74	877,020
Weakly-Connection 80% + Ternary Connection	1.13	0.87	585,709
Weakly-Connection 90% + Ternary Connection	1.44	1.07	294,397

Table 1 summarizes, to use a method is accomplished floating-point form, the misinterpretation rates of neural network models with sparsely greater dependence in comparison with deep Convolutional neural nets for different networking settings. As just a corresponding point, we have selected a fully associated 783-513-523-13 system, where the numbers of input to every fully connected layer are individually shown. We generated sparse matrices of value Ws with differing degrees of randomness from here. For example, weakly linked 90% marks weak value matrix with 90% empty components. Case 1 demonstrates the very same efficiency as a deep convolutional neural system with the same system architecture with such a 50% lower connection range. Cases 2 and 3 provide greater misplacement rates than that of the fully connected layer networks with almost the same amount of variables for the thin network connections having 60 and 80 percent lower links. Case 4 demonstrates no efficiency improvement and several parameters for the ninety percent sparingly linked and 784-512-512-10 configurations compared with fully interconnected variables for the same quantity. Conversely, as illustrated in Case 5, interconnections could still be reduced by up to 90% via a small connection.

Currently, the artificial neural network in Binary Connection and Ternary Connection had surpassed state-of-the-art information settings. Weight lifting in the binary connection may be either −1 or 1, while in the ternary connection there could be −1, 0, or 1. Such systems are expected by lowering the memory needs and eliminating multiplying to ease the system architecture of machine learning. The training approach was used to training algorithms for binaries connecting and Ternary Link: the outcomes analysis is presented in Table 2. The experiments show that perhaps the suggested Binary Connection and Ternary

Table 3
CIFAR10 Misclassification on Convolution Network

Method	Miscellaneous Rate in %		Levels
	Without Value Enhancement	With Value Enhancement	
SPFP	12.70	9.97	14,039,892
Weakly-Connected 90% + SPFP	12.29	9.49	5,528,707
Binary Connection	10.11	8.17	14,039,892
Ternary Connection	9.51	7.99	14,039,892
Weakly-Connected 50% + Binary Connection	9.13	7.42	9,311,456
Weakly-Connected 90% + Binary Connection	8.21	7.06	5,528,707
Weakly-Connected 50% + Ternary Connection	8.62	7.27	9,311,456
weakly-Connected 90% + Ternary Connection	8.04	7.13	5,528,707

Table 4
SVHN Misclassification on Convolution Network

Method	Miscellaneous Rate in % Without Value Enhancement	Levels
SPFP	4.83	14,306,383
Binary Connection	2.18	14,306,383
Ternary Connection	2.96	14,306,383
Weakly-Connected 90% + Binary Connection	2.04	5,633,648
Weakly-Connected 90% + Ternary Connection	2.00	5,633,648

Connection technique may decrease the efficiency of 70 percent and 80 percent of links while utilizing data increase correspondingly. In comparison with the traditional, binarized, and ternarized systems, the binarized and weakly linked 50 percent enhance the effectiveness. Given available data, this technique may degrade the efficiency of Binary Connection and Ternary Connection systems separately by up to 50% and 70%. Conversely, when information increase is utilized on networks trained using single-accurate floating-point values as seen in Table 2 it will lead to better classification performance. Without even any performance reduction, this technique also can reduce to 90% of interconnections. Designers already had the binarized/tenarized method that was used in the training phase, and in Section "Results and discussions", we utilized singular floating-point values identical to either method utilized.

CIFAR-10 data innovative

A maximum of 60, 000 32 pictures are included in the CIFAR10 collection. Similar to MNIST, we divide the pictures into 35 000, 11 000, and 11 000 datasets correspondingly for learning, verification, and testing. As a model, we use a comprehensive network of 6 Convolutional/pool levels with 2 phases of 1026-node, accompanied by either a classification model, consisting of {127-127-257-513-523} channel. Based on VGGNet's, design, the hinged penalty is utilized in batches standardization and 60 batch retraining.

Researchers employ weak network operations, rather than fully connected layer systems, in the fully Convolutional, to demonstrate the efficiency of the control technology. Once more, the findings are compared to a binarized and ternary version because these are the current best hardware-friendly designs. The proposed method, as reported in Table 3, considerably result in more accuracy of the network environment relative to a considerably lower number of variables.

Table 5
Misclassification comparison (MNIST, SVHN, and CIFAR10).

	MNIST	SVHN	CIFAR10
Process	**Binarized Value (%)**		
BNN	1.43	3	10
BNN	0.98	3	11
Binary Connection	1.32	2	10
EBP	2.24	0	0
Bitwise DNN	1.33	0	0
Weakly-Connected + Binary Connection	1.10	2	9
Weakly-Connected + Ternary Connection	1.00	2	8
Process	**SPFP Value (%)**		
Ternary Connection	1.17	2	12
Maxout Networks	0.96	3	12
Network in Network	0.00	2	10
Gated pooling	0.00	2	8
Weakly-Connected + Binary Connection	1.01	2	8
Weakly-Connected + Ternary Connection	0.97	2	8

SVHN data innovative

The SVHN information consists of 32/32 RGB pictures of road names (60,000 learning photos and about 28,000 testing sets). Six thousand pictures are often isolated from the verification learning phase. Comparable to CIFAR10, for six layers and 2 layers with 1026 fully interconnected levels following by categorization levels we utilize a convolutions system composed of {129-129-257-257-513-513} stations. Batch normalization and batches sizing 50. The Hinged Loss seems to be the target value.

Table 4 shows the classification accuracy, contrasted with hardware-oriented binarised systems, of utilizing the suggested weakly linked network inside the convoluted network architecture. Although the suggested weakly linked networks have fewer features also produces the latest in reliability findings.

Comparison with literature

In terms of misinterpretation rates in Table 5, the suggested sparingly linked system has also been given in the following research systems. Binarization technique to develop the algorithms throughout the trial using single accuracy precision floating-point values. Table 5's initial half covers the very same method, but binarized values are used as well during the practice run inside the second part. We, therefore, are using a stochastic technique proposed inside the practice run with binary values. The following values were acquired.

$$W_a = \begin{pmatrix} 1 & if\ W \geq 0 \\ -1 & otherwise \end{pmatrix}, \tag{4}$$

$$W_p = \begin{pmatrix} 1 & if\ W \geq \frac{1}{3} \\ 0 & otherwise \\ -1 & if\ W \leq -\frac{1}{3} \end{pmatrix}. \tag{5}$$

From its data provided in Table 5, we will see that the suggested work outputs state-of-the-art modeling weight for both the tester using binaries and at the same time attaining outstanding quality without any image segmentation throughout the practice run. The latter is by far the most appropriate and hardware-friendly method for implementing DNNs: both validity and storage needs are improved in this approach. The data obtained show that suggested network services as a regularization term to avoid imbalanced class algorithms. Previous studies have been reached in [28] as well. It's indeed important to note that no new evidence was used throughout the calculations except the results presented in Table 2 and Table 3.



Fig. 3. (a) illustrates the typical layout of a distinct network neuron. b) indicates the suggested weakly linked system architecture for a neuron.

Vlsi in sparsel neural networks

Here designers present a weakly linked network with effective hardware architecture. The algorithm calculates a major computational nucleus that is fully connected to systems (1). Typically the calculation is done on GPUs simultaneously. Simultaneous execution of this component nevertheless needs computers that are connected to memory and generate congested channeling that leads to a large area of silicone and power consumption in personalized equipment. Thus, VLSI designs generally decide to implement these systems semi-parallel. The technique involves a serial calculation of each neuron, with simultaneous instantiation of a specific number of nodes [29]. The multiply-and-accumulate (MAC) components are used in each neuron as illustrated in Fig. 3. (a). Its design regulates the number of inputs of each neuron.

Table 6
ASIC Observations execution outcome CMOS Technology

	Sparsity (Deg)				
	$p = 0.00$	$p = 0.50$	$p = 0.75$ Weakly-Connected	$p = 0.9$ Weakly-Connected	$p = 0.95$ Weakly-Connected
Storage area [bits]	1044	522	256	130	65
Area [μm^2]	26,790	14,136	7323	4305	2715
Energy [μW]	283	158	86	61	44
Energy improvement	726	405	220	157	112
Latency [μs]	1044	522	256	130	65

For instance, 1026 MACs are needed in conjunction with such a hidden state of 1026 entries and 1026 outlets, and 1026 clock phases are needed for every MAC to execute calculations of this level. The number of elements for every cell is generally 0 to N − 1 when N represents the size. It gives the system memory where a transfer function columns W is placed. Every intake and load of each clock cycle is therefore added to a multiplier (see Fig. 3(a)). The multipliers in 3(a) are replaced by a multiplex for binarized systems.

The creation of the Masks matrices M employing an SNG unit was detailed in Section "Sporadically linked NN" (see Fig. 2(a)). The p-Value, whereby the sparsity of the network may be adjusted, also correlates to 1 in binary SNG-produced streaming. Thus, simply the weight matching to 1 s in the SNG flow could save down to 90.5 percent of RAM.

The reduced storage may lower the semiconductor surface considerably as well as the power consumption of DNN designs. The memory size changes based on the quality of p. The load storage level of a synapse usually is (1 − P) as opposed to n.

Fig. 3(b) shows the weakly linked network topology of a particular neuron. Decompiling is carried out with an SNG that generates the clock and accumulation enabled message. Every clock cycle feeds sequence into each neuron. They take into account upwards if the result of an SNG is 1.0 and specifies the main memory. The outcome, which is recorded in the maintaining record of an aggregator, would then be calculated by the combination of the intake and the respective value. If the SNG outcome is 0.0 rather, the clock maintains the preceding number whereas the aggregate internal registers weren't activated and therefore do not store a value proposition. The delay is the same as the architectural styles in the design concept.

In Fig. 3(b) supposed to be 1026 input data, Table 6 displays the ASIC outcomes of the execution of neurons. The designs presented are described in VHDL for just a variety of sparsity levels p and synthesized in TSMC 65 nm CMOS architecture using Cadence RTL translator. Designers utilized binarized connectivity again for the synthesis presented. The findings of execution indicate up to 85% lower power usage and down to 91% less of conventional fully-connected design.

Conclusions

DNNs can solve complicated tasks: the amount and interconnections of synapses rely on their capacity to do otherwise. Completely linked DNN levels include around 96 percent of all the overall net neurological variables, that drive architects to employ restricted bandwidth off-chip memory and waste a great deal of energy. Throughout this paper, researchers have developed weak network operations and its learning technique to significantly minimize DNN memory needs. An SNG, used by an LFSR component and a comparative, could be used to adjust the nonlinearity level in the neural framework. Researchers employed the suggested sparingly network topology on 3 frequent datasets rather than the densely integrated network in either a VGG-like net: using down to 90% fewer links than state of art, designers got superior overall accuracy. The findings of our simulations validate the utility of the suggested networks as a regularization term to avoid imbalanced class systems. Ultimately, a single neuron in 65 nm CMOS architecture for various nonlinearity levels of the weak network connect was constructed. The findings of execution demonstrate how, compared to the usual fully connected layer system, the suggested design can save exceeding 90 percent power and a 90 percent safety rating at a reduced classification performance.

Funding

This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

We thank to all authors for comments that greatly improved the manuscript.

References

[1] Y. LeCun, B. Boser, J. S. Denker, D. Henderson, R. E. Howard, W. Hubbard, and L. D. Jackel. Backpropagation applied to handwritten zip code recognition. Neural Comput., 1(4):541–551, December 1989. ISSN 0899-7667. doi: 10.1162/neco.1989.1.4.541.
[2] Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. Imagenet classification with deep convolutional neural networks. In F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger (eds.), Advances in Neural Information Processing Systems 25, pp. 1097–1105. Curran Associates, Inc., 2012.
[3] Ezhilarasi, G. D., Latchoumi, T. P., & Balamurugan, K. (2020). UIP—A Smart Web Application to Manage Network Environments, Advances in Intelligent systems and computing book series.
[4] S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally. EIE: Efficient inference engine on compressed deep neural network. In 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp. 243–254, June 2016. doi: 10.1109/ISCA.2016.30.
[5] Lukas Cavigelli, David Gschwend, Christoph Mayer, Samuel Willi, Beat Muheim, and Luca Benini. Origami: a convolutional network accelerator. CoRR, abs/1512.04295, 2015. URL http:// arxiv.org/abs/1512.04295.
[6] Song Han, Huizi Mao, and William J. Dally. Deep compression: compressing deep neural network with pruning, trained quantization and huffman coding. CoRR, abs/1510.00149, 2015.
[7] Venkata Pavan, M., Karnan, B., & Latchoumi, T. P. (2021). PLA-Cu reinforced composite filament: Preparation and flexural property printed at different machining conditions. Advanced Composite Materials, https://doi. org/10.1080/09243046.2021, 1918608.
[8] Horowitz M. 1.1 computing's energy problem (and what we can do about it). In: 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC); 2014. p. 10–4. https://doi.org/10.1109/ISSCC.2014.6757323.
[11] Matthieu Courbariaux, Yoshua Bengio, and Jean-Pierre David. BinaryConnect: Training deep neural networks with binary weights during propagations. CoRR, abs/1511.00363, 2015.
[12] Min Lin, Qiang Chen, and Shuicheng Yan. Network in network. CoRR, abs/1312.4400, 2013.
[13] Minje Kim and Paris Smaragdis. Bitwise neural networks. CoRR, abs/1601.06071, 2016.
[14] A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar. ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp. 14–26, June 2016a. doi: 10.1109/ISCA.2016.12.

[16] Garikapati P, Balamurugan K, Latchoumi TP, Malkapuram R. A Cluster-Profile Comparative Study on Machining AlSi 7/63% of SiC Hybrid Composite Using Agglomerative Hierarchical Clustering and K-Means. Silicon 2021;13:961–72.
[17] Yu-Hsin Chen, Tushar Krishna, Joel Emer, and Vivienne Sze. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. In IEEE International Solid-State Circuits Conference, ISSCC 2016, Digest of Technical Papers, pp. 262–263, 2016.
[18] D. E. Rumelhart, G. E. Hinton, and R. J. Williams. Parallel distributed processing: Explorations in the microstructure of cognition, vol. 1. chapter Learning Internal Representations by Error Propagation, pp. 318–362. MIT Press, Cambridge, MA, USA, 1986. ISBN 0-262-68053-X. URL http://dl.acm.org/citation.cfm?id=104279.104293.
[19] Yichuan Tang. Deep learning using support vector machines. CoRR, abs/1306.0239, 2013. URL http://arxiv.org/abs/1306.0239.
[20] Latchoumi TP, Ezhilarasi TP, Balamurugan K. Bio-inspired weighed quantum particle swarm optimization and smooth support vector machine ensembles for identification of abnormalities in medical data. SN Appl Sci 2019;1(10):1–10.
[21] F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur, P. Merolla, N. Imam, Y. Nakamura, P. Datta, G. J. Nam, B. Taba, M. Beakes, B. Brezzo, J. B. Kuang, R. Manohar, W. P. Risk, B. Jackson, and D. S. Modha. TrueNorth: design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34 (10):1537–1557, Oct 2015. ISSN 0278-0070. doi: 10.1109/TCAD.2015. 2474396.
[22] Sean C. Smithson, Kaushik Boga, Arash Ardakani, Brett H. Meyer, and Warren J. Gross. Stochastic computing can improve upon digital spiking neural networks. In 2016 IEEE Workshop on Signal Processing Systems (SiPS), pp. 309–314, Oct 2016.
[23] Arash Ardakani, Franc¸ois Leduc-Primeau, Naoya Onizawa, Takahiro Hanyu, and Warren J. Gross. VLSI implementation of deep neural network using integral stochastic computing. CoRR, abs/1509.08972, 2015. URL http://arxiv.org/abs/1509.08972.
[24] Sajid Anwar, Kyuyeon Hwang, and Wonyong Sung. Structured pruning of deep convolutional neural networks. CoRR, abs/1512.08571, 2015. URL http://arxiv.org/abs/1512.08571.
[28] Yann LeCun and Corinna Cortes. MNIST handwritten digit database. 2010. URL http://yann. lecun.com/exdb/mnist/.
[29] F. Moreno, J. Alarcon, R. Salvador, and T. Riesgo. Fpga implementation of an image recognition system based on tiny neural networks and on-line reconfiguration. In Industrial Electronics, 2008. IECON 2008. 34th Annual Conference of IEEE, pp. 2445–2452, Nov 2008. doi: 10.1109/IECON.2008.4758340.